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Abstract: 
A Single-Stage power factor corrected power supply using a 
two-switch forward is proposed to increase efficiency. The 
converter is operated in the DCM (Discontinues Conduction 
Mode) and it will be shown that this operation mode insures the 
intermediate DC-bus to be controlled only by means of circuit 
parameters and therefore independent of load variations. The 
DCM operation often has a diminishing effect on the efficiency 
but by use of the two-switch topology high efficiency with 
minimum circuit complexity can be achieved in this mode. 
A 500W 70V prototype of the two-switch boost-forward PFC 
power supply has been implemented. The measured efficiency is 
between 85% and 88.5% in the range 3OW-SOOW and the 
measured power factor at full load is 0.95. 
DC/DC-Cell 
1 Introduction 
/ 
PFC-Control 
The introduction of the EN6 1000-3-2 specifications has 
resulted in a wide range of new active PFC-circuits. To 
reduce component count and productions cost the focus on 
the Single-Stage approach has been great. 
The block scheme in figure l b  shows the Single-Stage 
approach. In the Single-Stage approach only the output 
voltage is controlled by the control system. Therefore the 
topology used to implement the PFC-cell must be of one that 
will inherently perform this function. The most commonly 
used topology to perform the PFC in the Single-Stage 
approach is the DCM (Discontinuous Conduction Mode) 
boost-converter. The DCDC-cell must perform the 
conversion from the DC-bus voltage to the desired output 
voltage and secure the galvanic isolation. 
One of the challenges in the Single-Stage approach is to 
control the DC-bus voltage without increasing the complexity 
of the converter. 
DCDC- + 
In this paper the proposed converter will be driven in the 
DCM for both cells. This mode of operation has the benefit of 
controlling the DC-bus voltage independent of load-current. 
The trend in the Single-Stage approach is going towards 
driving the cells in the CCM (Continuous Conduction Mode) 
to increase efficiency and reduce the need for EMI-filtering 
[l], [2]. With the proposed topology it will be shown that 
high efficiency and low complexity can be achieved in the 
DCM. 
Figure la. Two-Stage Converter. Separate Control of PFC and DC/DC 
Conversion. 
DC-bus 
T A  I I  
Control I 
Figure lb. Single-Stage Converter. DC/DC Control Circuit 
2 Single-Stage Boost-Forward PFC Topology 
An important aspect of the Single-Stage approach is the 
ability to perform as good as or better than two-stage 
approach with respect to efficiency. Achieving higher 
efficiency over the two stage solution is difficult because 
optimisation of the Single-Stage converter usually comprise 
either the PFC ability or the DC/DC conversion. Another 
aspect of the Single-Stage approach is the stressing of the 
circuit components. For the Single-Stage circuit in figure 2 
the critical component regarding loss of efficiency on the 
primary side is the switch Q. It must process the current from 
both the boost- and the forward-section. To keep losses to a 
minimum a low on-resistance switch is required. This again 
affects the switching qualities of the device increasing these 
losses. 
To achieve a high PF the power drain from the mains has to 
be pulsating (power proportional to sin2(@ gives PF=1). 
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Figure 2. Single-Stage Power Supply Using Boost-Forward Topology. 
If the output voltage of the converter is to be tight regulated 
the pulsating power has to be decoupled internally. In the 
converter of figure 2 the pulsating power is decoupled by the 
storage capacitor Cs. 
The DC-bus voltage at this node, VcB, is subjected to the 
power balance between the boost- and the forward-cell. There 
are 4 possible operating modes for the converter of figure 2 
and depending on the actual mode the DC-bus voltage Vcs 
will adjust accordingly. 
\ 
2.1 CCM for Both Cells 
For the converter of figure 2 this mode of operation is not 
very interesting because of the poor PF qualities of the 
continuous-current boost cell operated with constant switch 
on-time. As shown in [2] the DC-bus voltage is independent 
of load variations and is controlled by the steady state transfer 
hnction of the two cells. The CCM of the cells can only be 
sustained to a certain power level. Going from CCM to DCM 
will change tht: power balance, thus affecting the DC-bus 
voltage. 
2.2 CCMBoost. DCMForward 
Operating with constant switch on-time the CCM boost 
operation is not interesting as stated in section 2.1. 
2.3 DCMBoost, CCM Forward 
When the Forward cell is operated in CCM and the boost cell 
is kept in the DCM the DC-bus voltage becomes dependent 
on load conditions. It has been shown in [3] that the DC-bus 
voltage increase dramatically when the forward cell is going 
towards the DCIM. 
2.4 DCMfor Both Cells 
As shown in [4] the DC-bus voltage in a Single-Stage boost- 
flyback topology, operated in DCM, can be determined by 
investigating the power balance between input and output. 
The result of this investigation was that the DC-bus voltage 
was found to be independent of load variations and only 
dependent on the line voltage and the ratio between the boost- 
and the flyback-inductance. Using this method on the boost- 
forward topology the DC-bus voltage can be determined. 
The converter efficiency is assumed to be 100%: 
The input-power of the boost-cell is given by: 
where D is the duty-factor, Yc- is the DC-bus voltage, vh,,& is ,. 
the time variant line voltage and Tis the switching period. 
Averaging over one half period of the line frequency, input 
power can be expressed as: 
(4) 
where f i .  is the peak value of the line voltage, n indicates the 
nth switching period,Ss,,,,ch is the switching frequency andAi,, 
is the line frequency. 
One would like to use the integral-form instead of the 
summation in Eq. (3), but there is no closed form solution to 
this equation when solving for the DC-bus voltage Vce. Thus, 
Eq. (3) must be solved numerical. 
The output power is given by: 
where nlZ is the turns ration and Y0,is the output voltage, 
Using Eq. ( l ) ,  (3) and (5): 
'BOOS, 
From Eq. (6) one sees that the DC-bus voltage YcB is 
dependent on the boost-forward inductor-ratio, the turns 
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Figure 3. DC-Bus Voltage as a Function of Boost-Forward Inductor Ratio. The 
Plot Applies for VAC = 230V, VOUT = 70V and nlz = 1.5. 
Figure 4. Boost-Forward Inductance Ratio as a Function of the Turns Ratio and 
Output Voltage. The Plot Applies for VAC = 230V and DC-Bus Voltage VCB = 
400V. 
ratio, the line-voltage and the output voltage but not on load 
conditions. 
In figure 3 the variation of the DC-bus voltage at different 
inductance ratios can be seen. Normally the line voltage is 
given and the DC-bus voltage is dictated by the availability 
of good high voltage devices (MOSFET’s, storage capacitors 
etc.). Figure 4 displays the inductance ration as a function of 
both the turns ratio and the output voltage. Unfortunately for 
the boost-forward topology the transformer turns ratio and the 
output voltage of the forward cell are also determining factors 
when calculating the DC-bus voltage as opposed to the boost- 
flyback topology analyzed in [4]. 
2 5 The Two-Switch Boost-Forward Topology 
Instead of using the single-switch topology of figure 2 the 
two-switch forward can be used to reduce voltage stress and 
improve eficiency (figure 5). Both the single-switch and the 
two-switch boost-forward topology are part of the Single- 
Stage family presented in [4] and [5 ] .  
Figure 5. Single-Stage Power Supply Using the Two-Switch Boost-Forward 
Topology. 
When using the two-switch forward in figure 5 instead of 
single-switch cell, the need for rectifier dr becomes obsolete. 
The resetting of the magnetizing current effectively clamps 
the switch-voltage to the DC-bus. When taking the 
magnetizing current path into account further component 
reduction is possible. After the shortening of dr one sees that 
rectifier d,,, is in parallel with d,  making d,, obsolete. This 
gives us the simplified version of the two-switch boost- 
forward of figure 6. 
LBoost 
I I  
Figure 6. Simplified Version ofthe Single-Stage Power Supply Using the Two- 
Switch Boost-Forward Topology. 
IQ, 
Idl 
I . .  . .  . .  \ . .  . .  
to tl t 2  t3  4 
Figure 7. Primary Side Current Waveforms for the DCM Two-Switch Boost- 
Forward Topology of Figure 6. 
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3. Circuit Operation 
(7) 
As shown in section 2.4 the DCM operation of both cells will 
control the DC-bus voltage independent of load variations. 
Also, the DCIM boost will offer a controllcorrection of the 
power factor [6]. 
Figure 7. shows the current waveforms of the primary side 
semiconductors for the converter in figure 6 when the DCM 
operation are employed. Circuit operation is simple and 
straightforward. 
t,,: QI and Q2 turns on. Rectifier d3 is forward biased 
while d,, d,2 and 4 is reversed biased. Energy starts 
building up in the Boost inductor, Forward inductor 
and the primary inductance of the transformer. 
ti: Q, and Qz turns off. The Boost inductor current is 
directed trough dl  to the capacitive energy storage 
together with the magnetizing current. The Forward 
inductor current begins to flow in 4 as d3 is reversed 
biased. The magnetizing current from Q2 starts to 
flow trough dmz. 
t2: The resetting of the transformer is complete, thus 
turning off d,z 
t3: Energy stored in the Boost inductor during the 
interval t,,-tl has been delivered to the energy storage 
capacitor. 
, where A is the die area. 
A IOOOV MOSFET would have 5.6 times higher RDS(~,,) than 
a 500V MOSFET with the same die area. If the high voltage 
rating is needed the use of IGBT's becomes more attractive. 
But because of the DCM operation of both cells the switching 
losses are confined to turn off losses only (except the 
discharging of the parasitic drain-source capacities of the 
MOSFET's). The fact that the IGBT's typically are 
associated with relatively high tum off losses may result in 
unacceptable overall efficiency. 
Throughout this section the leakage- and magnetizing currents 
will be disregarded. 
If you look at the two-switch topology in an ordinary DC/DC 
converter you can easily convert the expected reduction of 
on-resistance into how much you can reduce the conduction 
losses. Comparing a single-switch and a two-switch topology 
using the same total die area in the switches and assuming that 
the ON-resistance is proportional to the channel width the 
reduction in conduction losses can be calculated to: 
,where R is the on-resistance for the low-voltage rated device. 
t4: A new switching period begins. 
Besides the stored magnetizing energy also leakage energy 
will be returned to the DC-bus making transformer design 
simple. 
The cost of using the two-switch forward over the single 
switch forward is the need for the extra switch and high side 
drive circuit. By use of a push-pull controller like the UC3825 
or similar and a gate-drive transformer a cost effective gate- 
drive circuit can be implemented. 
4. Performance of the T d w i t c h  Topology 
It is well known in design of regular DC/DC-converters that 
higher efficiency can be achieved by using two-switch 
topologies even though the current is processed by two 
switches. The need for lower voltage-rated devices allows the 
use of transistors where the on-resistance versus the switching 
qualities is relatively better than higher voltage rated devices. 
For MOSFET's rated above IOOV the major contributor to 
the channels on-resistance (RDs(on)) is the extended drain 
region, which is strongly related to the breakdown voltage 
(VBK) of the device. It can be shown that the relation between 
and breakdown voltage can be expressed as [7]: 
Eq. (8) corresponds to a 40% increase of the conduction 
losses in the single-switch approach. 
The switching losses will also be reduced. Using only half the 
die area will reduce the parasitical capacitances and therefore 
increase the switching speed. Assuming that the channel 
width is proportional to the switching speed the switching 
losses per device will be reduced with a factor of two. 
In the single-switch case the drain-source voltage will have to 
be changed from zero to the supply voltage before the switch 
current starts to ramp towards zero. In the two-switch case the 
current will start this action when the drain-source voltage 
reaches half the supply voltage. A realistic guess would be 
that the over all switching losses are reduced with a factor of 
two. 
The effects of using a two-switch forward instead of a single- 
switch forward with respect to efficiency are obvious. When 
the two-switch topology is employed in the single-stage PFC 
approach (figure 6) the effect on the efficiency is a bit more 
troublesome to present in a clear manner. The lower switch 
QI in figure 6 has to carry both the forward and the boost 
current, as shown in figure 7. In the following section a way 
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of quantifying the effects of using the two-switch 
configuration as opposed to a single-switch will be presented. 
Because of the forward cell being operated in the DCM the 
peak-current in the upper switch, 4 2 ,  can be expressed as: 
Introducing the term kas the ration between DC-bus voltage 
and the peak AC line voltage and taking the converter 
efficiency (q) into account Eq. (14) can be expressed as: 
&Y, (15) 
41 
(9) 
2 . e,,/ lQ2 =- 
6 E . D  
The RMS-current flowing through Qz can then be expressed 
as: 
The current flowing through Q, is the sum of the switch- 
current, lQ2, and the boost-inductor current. The later varies 
amplitude with the input line voltage over one half line 
period: 
The input power is given by Eq.(4). Isolating L B ~ ~ ~ ~  from 
Eq.(4) and inserting this expression into Eq.( 11) the peak 
inductor current can be expressed in terms of input power: 
where 
in 
In the ordinary DC/DC converter with a two-switch topology 
the conduction losses are same for the two switches as stated 
earlier. A way of characterizing the difference in the 
conduction losses in the two-switch single-stage PFC 
converter is to investigate the ratio of the RMS2 currents 
because of the proportionality to the conduction losses. 
Using the same notation as in Eq.(8) the conduction losses in 
the two-switch single-stage PFC can be expressed as: 
Go,,d,~/;*,,,2S,.;/~~ = 2 .  R. ' i I .RMS i- 2 .  R. ';I.RMs. ~ S ; m a  
~audct iau.2  Scirch = 2 . R . ':I. RMs . ( 1 + R M s m i o  ) 
(18) 
Comparing the conduction losses of the single- and the two- 
switch approaches as in Eq.(8), the conduction loss ratio in 
the single-stage PFC can be expressed as : 
The RMS-current in Q1 can the be expressed as: 
(19) 
eo,/d,c/;on, I S!i/Ch - 2.6 ' Q I . M S  = /-) //=I (14) - 
It 4o,ld/d/o/t,2s,irC/rtc/4 (1 + M;"/;J 
The R ~ L ~ R ~ ~ ~ ~  given by Eq.(17) is plotted in figure 8 as a 
function of the ratio k (Eq.(15)). When the boost cell is 
operated in the DCM with a constant switch on-time, the 
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Figure 8. RMsk,lio and PF as a Function of k 
theoretical PF can be determined by the ratio k. The exact 
equations are given in [6] so the result of the calculations will 
only be plotted in figure 8 together with the My'R,,,. 
Example: If the line voltage is 230V (325VPeak) and the DC- 
bus voltage is 400V, then the ratio k = 1.23. This value of k 
translates into a PF = 0.95 and a MyRorio = 0.5. Using 
Eq.( 19), the reduction in conduction losses can be found: 
The result of Eq.(20) states that the conduction losses of a 
single-switch approach would give rise to an increase in the 
conduction losses of 73% as opposed to a two-switch solution 
using the same chip die area. 
5. Key Design Parameters 
The-key element in designing the converter of figure 6 is to 
choose a desired DC-bus voltage VcB. To keep the boost-cell 
in DCM operation the duty-factor is limited to: 
Under all circumstances the duty-factor D must be below 0.5 
because of the two-switch forward. 
By taking into account the efficiency of the converter, the 
boost-inductor value is given by the desired output power: 
To reduce the RMS-currents on the secondary side and 
minimize losses the best choice of n12 is close to the minimum 
value of Eq (23). On the other hand a minimum value of n/2 
causes use of higher voltage-rated rectifiers on the secondary 
side. 
When the tums ratio has been selected the forward inductor 
can be calculated. Assuming converter efficiency of 100% 
will result in a DC-bus voltage smaller than expected. The 
reason for this, is that energy lost in the converter will affect 
the power balance..The calculated inductance ration given by . 
Eq. (6) should be adjusted with the expected efficiency of the 
converter: 
6. Experimental Results 
To verify the abilities of the converter a prototype of the two- 
switch Boost-Forward PFC has been tested. A design of a 
500W 70V output converter for 230V line input voltage 
(50Hz) has been implemented. The design and circuits 
parameters are: 
As seen in figure 9 high efficiency is achieved over the full 
power range of the converter. Efficiency is over 88% from 
80W - 320W and at full output power 86% is achieved. If 
more rugged power switches are used the efficiency at the 
high power levels can be increased but this will compromise 
the efficiency at the low levels. The idle power consumption 
is very low (< 2W) making the converter ideal for 
applications with large load variations. 
The DC-bus voltage was measured to 397V-405W over the 
full power range. 
The current waveform at full output power (485W) is shown 
in figure 10. With respect to the EN61000-3-2 this waveform 
will be classified as class D thus the relative limits of 
harmonic current applies. In figure 11 the harmonic content of 
the current is compared with the limits given by EN61000-3-2 
at P I ~  = 564W. The measured current harmonics are well 
below the limits. 
The minimum value of the tums ratio nl2 to keep the two- 
switch forward in the DCM is given by: 
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Figure 9. Measured Efficiency as a Function of Output Power. 
Figure IO. Measured Line Current of the Experimental Boost-Forward 
Converter at 564W Input. The PF was Measured to 0,947. Vertical Spacing: 
2A/div, Horizontal Spacing: Sms/div. 
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Harmonic number 
Figure 11. Measured Current Harmonics at 564W Input Power and the Limits 
Given by EN61000-3-2 Class D. 
7 Conclusion 
This paper draws the attention to the properties of the two- 
switch boost-forward topology as a high efficient Single- 
Stage PFC power supply. Further more the two-switch 
topology makes it possible to achieve high efficiency in the 
medium to high power range. Experimental results have 
shown efficiency above 85% in the power range of 30W- 
500W with good power factor and compliancy with the 
European norm EN6 1000-3-2. 
Figure 12. The Experimental Two-Switch Boost-forward Single-Stage PFC 
Power Supply. 
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